Search History => d 13 1-12 abs,bib

ANSWER 1 OF 12 USPATFULL on STN L3AB

An amorphous semiconductor film is etched so that a width of a narrowest portion thereof is 100 μm or less, thereby forming island semiconductor regions. By irradiating an intense light such as a laser into the island semiconductor regions, photo-annealing is performed to crystallize it. Then, of end portions (peripheral portions) of the island semiconductor regions, at least a portion used to form a channel of a thin film transistor (TFT), or a portion that a gate electrode crosses is etched, so that a region that the distortion is accumulated is removed. By using such semiconductor regions, a TFT is produced.

CAS INDEXING IS AVAILABLE FOR THIS PATENT.

2002:30833 USPATFULL AN

Method for producing insulated gate thin film semiconductor device TI

Kusumoto, Naoto, Kanagawa, JAPAN INYamazaki, Shunpei, Tokyo, JAPAN

Semiconductor Energy Laboratory Co., Ltd., Japanese corporation PA

(non-U.S. corporation)

US 2002017649 A1 20020214 PΙ US 6709905 20040323 B2

US 2001-941366 A1 20010828 (9) ΑI

Continuation of Ser. No. US 2001-903339, filed on 10 Jul 2001, PENDING RLI Continuation of Ser. No. US 1999-375308, filed on 16 Aug 1999, GRANTED, Pat. No. US 6265745 Continuation of Ser. No. US 1996-604547, filed on 21 Feb 1996, GRANTED, Pat. No. US 5953597

PRAI JP 1995-56481 19950221

DTUtility

FSAPPLICATION

SCOTT C. HARRIS, Fish & Richardson P.C., Suite 500, 4350 La Jolla LREP Village Drive, San Diego, CA, 92122

Number of Claims: 24 CLMN ECL Exemplary Claim: 1 8 Drawing Page(s) DRWN

LN.CNT 682

CAS INDEXING IS AVAILABLE FOR THIS PATENT.

ANSWER 2 OF 12 USPATFULL on STN L3

An amorphous semiconductor film is etched so that a width of a narrowest AB portion thereof is 100 µm or less, thereby forming island semiconductor regions. By irradiating an intense light such as a laser into the island semiconductor regions, photo-annealing is performed to crystallize it. Then, of end portions (peripheral portions) of the island semiconductor regions, at least a portion used to form a channel of a thin film transistor (TFT), or a portion that a gate electrode crosses is etched, so that a region that the distortion is accumulated is removed. By using such semiconductor regions, a TFT is produced.

CAS INDEXING IS AVAILABLE FOR THIS PATENT.

AN2002:25782 USPATFULL

Method for producing insulated gate thin film semiconductor device TI

Kusumoto, Naoto, Kanagawa, JAPAN IN Yamazaki, Shunpei, Tokyo, JAPAN

Semiconductor Energy Laboratory Co., Ltd. Japanese corporation (non-U.S. PA corporation)

20020207 US 2002014623 PΙ **A1**

ΑI US 2001-941367 A1 20010828 (9)

RLI Continuation of Ser. No. US 2001-903339, filed on 10 Jul 2001, PENDING Continuation of Ser. No. US 1999-375308, filed on 16 Aug 1999, GRANTED, Pat. No. US 6265745 Continuation of Ser. No. US 1996-604547, filed on 21 Feb 1996, GRANTED, Pat. No. US 5953597

PRAI JP 1995-56481 19950221

Utility DT

FS APPLICATION

LREP SCOTT C. HARRIS, Fish & Richardson P.C., Suite 500, 4350 La Jolla Village Drive, San Diego, CA, 92122

Number of Claims: 20 CLMN

```
ECL
       Exemplary Claim: 1
       8 Drawing Page(s)
DRWN
LN.CNT 690
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 3 OF 12 USPATFULL on STN
L3
       In a method of etching\an Al or Al alloy layer, an Al or Al alloy layer
AB
       is formed on an underlying surface, the surface of the Al or Al alloy
       layer is processed with TMAH, a resist pattern is formed on the surface
       of the Al or Al alloy layer processed with TMAH, and by using the resist
       pattern as an etching mask, the Al or Al alloy layer is wet-etched.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2002:1188 USPATFULL
AN
       Etching method, thin film transistor matrix substrate, and its
TI
       manufacture
       Ishida, Yukimasa, Kawasaki, JAPAN
IN
       Fujitsu Limited, Kawasaki, \JAPAN (non-U.S. corporation)
PA
       US 6335290
                               200/20101
PΙ
                          B1
                               199 0329 (9)
       US 1999-277791
ΑI
                           19980731
       JP 1998-218063
PRAI
       Utility
DT
       GRANTED
FS
       Primary Examiner: Niebling, John F.; Assistant Examiner: Simkovic,
EXNAM
       Viktor
       Greer, Burns & Crain, Ltd.
LREP
       Number of Claims: 20
CLMN
       Exemplary Claim: 1
ECL
       32 Drawing Figure(s); 12 Drawing Page(s)
DRWN
LN.CNT 1025
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 4 OF 12 USPATFULL on STN
L3
       An amorphous semiconductor film is etched so that a width of a narrowest
AB
       portion thereof is 100 µm or less, thereby forming island
       semiconductor regions. By irradiating an intense light such as a laser
       into the island semiconductor regions, photo-annealing is performed to
       crystallize it. Then, of end portions (peripheral portions) of the
       island semiconductor regions, at least a portion used to form a channel
       of a thin film transistor (TFT), or a portion that a gate electrode
       crosses is etched, so that a region that the distortion is accumulated
       is removed. By using such semiconductor regions, a TFT is produced.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2001:217084 USPATFULL
AN
       Method for producing insulated gate thin film semiconductor device
TI
       Kusumoto, Naoto, Kanagawa, Japan
IN
       Yamazaki, Shunpei, Tokyo, Japan
       Semiconductor Energy Laboratory Co., Ltd. (non-U.S. corporation)
PA
       US 2001045563
                          A1
                               20011129
PI
       US 2001-903339
ΑI
                          A1
                               20010710 (9)
       Continuation of Ser. No. US 1999-375308, filed on 16 Aug 1999, GRANTED,
RLI
       Pat. No. US 6265745 Continuation of Ser. No. US 1996-604547, filed on 21
       Feb 1996, GRANTED, Pat. No. US 5953597
       JP 1995-56481
                           19950221
PRAI
       Utility
DT
FS
       APPLICATION
       FISH & RICHARDSON, PC, 4350 LA JOLLA VILLAGE DRIVE, SUITE 500, SAN
LREP
       DIEGO, CA, 92122
CLMN
       Number of Claims: 20
ECL
       Exemplary Claim: 1
DRWN
       8 Drawing Page(s)
LN.CNT 639
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L3
     ANSWER 5 OF 12 USPATFULL on STN
       In a method of etching an Al ox Al alloy layer, an Al or Al alloy layer
AB
       is formed on an underlying surface, the surface of the Al or Al alloy
```

layer is processed with TMAH, a resist pattern is formed on the surface of the Al or Al alloy layer processed with TMAH, and by using the resist pattern as an etching mask, the Al or Al alloy layer is wet-etched.

CAS INDEXING IS AVAILABLE FOR THIS PATENT.

```
2001:149682 USPATFULL
AN
       Etching method, thin film transistor matrix substrate, and its
TI
       manufacture
       Ishida, Yukimasa, Kawasaki-shi, Japan
IN
       Fujitsu Limited (non-U.S. comporation)
PA
       US 2001019127
                               20010906
PI
                          A1
                               20030318
       US 6534789
                          B2
                               20010409 (9)
       US 2001-829531
                          A1
ΑI
       Division of Ser. No. US 1999-277791, filed on 29 Mar 1999, PENDING
RLI
                           19980731
PRAI
       JP 1998-218063
DT
       Utility
FS
       APPLICATION
       Patrick G. Burns, Greer, Burns & Crain, Ltd., Suite 2500, 300 South
LREP
       Wacker Drive, Chicago, IL, 6060
       Number of Claims: 28
CLMN
       Exemplary Claim: 1
ECL
       12 Drawing Page(s)
DRWN
LN.CNT 1079
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L3
     ANSWER 6 OF 12 USPATFULL on STN
       An amorphous semiconductor film is etched so that a width of a narrowest
AB
       portion thereof is 100 µm or less, thereby forming island
       semiconductor regions. By irradiating an intense light such as a laser
       into the island semiconductor regions, photo-annealing is performed to
       crystallize it. Then, of end portions (peripheral portions) of the
       island semiconductor regions, at least a portion used to form a channel
       of a thin film transistor (TFT), or a portion that a gate electrode
       crosses is etched, so that a region that the distortion is accumulated
       is removed. By using such semiconductor regions, a TFT is produced.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AN
       2001:117350 USPATFULL
       Method for producing insulated gate thin film semiconductor device
TI
IN
       Kusumoto, Naoto, Kanagawa, Japan
       Yamazaki, Shunpei, Tokyo, Japan
       Semiconductor Energy Laboratory Co., Ltd., Kanagawa-ken, Japan (non-U.S.
PA
       <del>corporation)</del>
PI
       US 6265745
                               20010724
                          B1
                               19990816 (9)
       US 1999-375308
ΑI
RLI
       Continuation of Ser. No. US 1996-604547, filed on 21 Feb 1996, now
       patented, Pat. No. US 5953597
PRAI
       JP 1995-56481
                           19950221
DT
       Utility
FS
       GRANTED
       Primary Examiner: Ngo , Ngan V.
EXNAM
LREP
       Fish & Richardson P.C.
CLMN
       Number of Claims: 11
ECL
       Exemplary Claim: 1
       39 Drawing Figure(s); 8 Drawing Page(s)
DRWN
LN.CNT 740
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 7 OF 12 USPATFULL on STN
L3
       A double level gate layer with an undercut lower gate layer can be
AB
       formed by using the etching\rate difference between the upper gate layer
       and the lower gate layer in a polycrystalline Si type TFT LCD that has
       P-channel TFTs and N-channel TFTs. An LDD structure can be easily formed
       by using an upper gate layer as ion implant mask during the N-type ion
       implantation. LDD size is decided by the skew size between the upper
       gate layer and the lower gate \lambda ayer. Furthermore, a photolithography
       step necessary for masking the \ion implantation can be skipped.
```

```
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2001:114516 USPATFULL
AN
TI
       Method for forming a TFT\in a liquid crystal display
       Lee, Joo-Hyung, Seoul, Korea, Republic of
IN
       Hong, Mun-Pyo, Sungnam-shi, Korea, Republic of
       Youn, Chan-Joo, Seoul, Korea, Republic of
       Jung, Byung-Hoo, Anyang-shi, Korea, Republic of
       Hwang, Chang-Won, Sungnam-shi, Korea, Republic of
ΡI
       US 2001008781
                          A1
                               20010719
       US 6403406
                               20020611
                          B2
                               20010227 (9)
ΑI
       US 2001-793541
                          A1
       Division of Ser. No. US 199\(\frac{1}{2}\)-323030, filed on 1 Jun 1999, GRANTED, Pat.
RLI
       No. US 6225150
PRAI
       KR 1998-19760
                           19980529
       KR 1998-48365
                           19981112
       KR 1998-53796
                           19981208
       Utility
DT
FS
       APPLICATION
       HOWREY SIMON ARNOLD & WHITE LIP, BOX 34, 1299 PENNSYLVANIA AVENUE NW,
LREP
       WASHINGTON, DC, 20004
       Number of Claims: 14
CLMN
       Exemplary Claim: 1
ECL
DRWN
       18 Drawing Page(s)
LN.CNT 487
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L3
     ANSWER 8 OF 12 USPATFULL on STN
AB
       A double level gate layer with an undercut lower gate layer can be
       formed by using the etching rate difference between the upper gate layer
       and the lower gate layer in a polycrystalline Si type TFT LCD that has
       P-channel TFTs and N-channel TFTs. An LDD structure can be easily formed
       by using an upper gate layer as ion implant mask during the N-type ion
       implantation. LDD size is decided by the skew size between the upper
       gate layer and the lower gate layer. Furthermore, a photolithography
       step necessary for masking the ion implantation can be skipped.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AN
       2001:63527 USPATFULL
       Method for forming a TFT in a liquid crystal display
TI
       Lee, Joo-Hyung, Seoul, Korea, Republic of
       Hong, Mun-Pyo, Sungnam-shi, Korea, Republic of
       Youn, Chan-Joo, Seoul, Korea, Republic of
       Jung, Byung-Hoo, Anyang-shi, Korea, Republic of
       Hwang, Chang-Won, Sungnam-shi, Korea, Republic of
       Samsung Electronics Co., Ltd., Seoul, Korea, Republic of (non-U.S.
PA
       corporation)
       US 6225150
PI
                               2001/0501
                          B1
                               19990601 (9)
AI
       US 1999-323030
PRAI
       KR 1998-19760
                           19980529
       KR 1998-48365
                           19981112
       KR 1998-53796
                           19981208
       Utility
DT
FS
       Granted
EXNAM
       Primary Examiner: Nelms, David; Assistant Examiner: Nhu, David
       Howrey Simon Arnold & White, LLP
LREP
CLMN
       Number of Claims: 5
ECL
       Exemplary Claim: 1
       32 Drawing Figure(s); 18 Drawing Page(s)
DRWN
LN.CNT 435
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L3
     ANSWER 9 OF 12 USPATFULL on STN
AB
       An amorphous semiconductor film is etched so that a width of a narrowest
       portion thereof is 100 \mu m or less, thereby forming island
       semiconductor regions. By irradiating an intense light such as a laser
       into the island semiconductor regions, photo-annealing is performed to
       crystallize it. Then, of end portions (peripheral portions) of the
       island semiconductor regions, at least a portion used to form a channel
```

of a thin film transistor (TFT), or a portion that a gate electrode crosses is etched, so that a region that the distortion is accumulated is removed. By using such semiconductor regions, a TFT is produced.

```
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AN
       2001:40314 USPATFULL
       Method for producing insulated gate thin film semiconductor device
TI
       Kusumoto, Naoto, Kanagawa, Japan
IN
       Yamazaki, Shunpei, Tokyo, Japah
       Semiconductor Energy Laboratory Co., Ltd., Japan (non-U.S. corporation).
PA
       US 6204099
PI
                          B1
                                20010320
       US 1999-390904
                                19990907 (9)
ΑI
       Continuation of Ser. No. US 1996-604547, filed on 21 Feb 1996, now
RLI
       patented, Pat. No. US 5953597 Continuation of Ser. No. US 1999-375308,
       filed on 16 Aug 1999
PRAI
       JP 1995-56481
                           19950221
       Utility
DT
       Granted
FS
       Primary Examiner: Zarabian, Amit; Assistant Examiner: Lebentritt,
EXNAM
       Michael S.
       Fish & Richardson P.C.
LREP
       Number of Claims: 80
CLMN
       Exemplary Claim: 1
ECL
       39 Drawing Figure(s); 8 Drawing Page(s)
DRWN
LN.CNT 845
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L3
     ANSWER 10 OF 12 USPAT2 on STN
       An amorphous semiconductor film is etched so that a width of a narrowest
AB
       portion thereof is 100 µm or less, thereby forming island
       semiconductor regions. By irradiating an intense light such as a laser
       into the island semiconductor regions, photo-annealing is performed to
       crystallize it. Then, of end portions (peripheral portions) of the
       island semiconductor regions, at least a portion used to form a channel
       of a thin film transistor (TFT), or a portion that a gate electrode
       crosses is etched, so that a region that the distortion is accumulated
       is removed. By using such semiconductor regions, a TFT is produced.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2002:30833 USPAT2
AN
TI
       Method for producing insulated gate thin film semiconductor device
IN
       Kusumoto, Naoto, Kanagawa, JAPAN
       Yamazaki, Shunpei, Tokyo, JAPAN
       Semiconductor Energy Laboratory Co., Ltd., Atsugi, JAPAN (non-U.S.
PA
       -corporation)
PI
       US 6709905
ΑI
       US 2001-941366
                               20010828 (9)
RLI
       Continuation of Ser. No. US 2001-903339, filed on 10 Jul 2001
       Continuation of Ser. No. US 1999-375308, filed on 16 Aug 1999, now
       patented, Pat: No. US 6265745 Continuation of Ser. No. US 1996-604547,
       filed on 21 Feb 1996, now patented, Pat. No. US 5953597
PRAI
                           19950221
       JP 1995-56481
DT
       Utility
FS
       GRANTED
EXNAM
       Primary Examiner: Cao, Phat X.; Assistant Examiner: Doan, Theresa T.
LREP
       Fish & Richardson P.C.
CLMN
       Number of Claims: 16
ECL
       Exemplary Claim: 1
DRWN
       39 Drawing Figure(s); 8 Drawing Page(s)
LN.CNT 617
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L3
     ANSWER 11 OF 12 USPAT2 on STN
AB
       Semiconductor islands fare formed on an insulating substrate. A gate
```

insulating layer is formed to traverse an intermediate region of each

leave wing-shaped gate insulating layer exposed at both sides. Ion

island, and a gate electrode with tapered sidewalls is formed thereon to

implantation is done to form heavily doped regions in the semiconductor

islands outside the gate insulating layers, and lightly doped drain regions under the wing regions of the gate insulating layer. An interlayer insulating layer is formed thereon to cover the gate electrodes, gate insulating layers, and the semiconductor islands. However, if the gate electrode layer and gate insulating film are patterned in the same shape, a step becomes high. If the wiring area is made narrow, the gate electrode

CAS INDEXING IS AVAILABLE FOR THIS PATENT.

```
AN
       2001:149682 USPAT2
TI
       Thin film transistor matrix having TFT with LDD regions
       Ishida, Yukimasa, Kawasaki, JAPAN
IN
       Fuitsu Limited, Kawasaki, JAPAN (non-U.S. corporation)
PA
PI
       US 6534789
                          B2
                               20030318
       US 2001-829531
                               20010409 (9)
ΑI
RLI
       Division of Ser. No. US 1999-277791, filed on 29 Mar 1999, now patented,
       Pat. No. US 6335290
PRAI
       JP 1998-218063
                           19980731
DT
       Utility
FS
       GRANTED
EXNAM Primary Examiner: Eckert, II, George C.
       Greer, Burns & Crain, Ltd.
LREP
       Number of Claims: 13
CLMN
       Exemplary Claim: 1
ECL
       32 Drawing Figure(s); 12 Drawing Page(s)
DRWN
LN.CNT 1011
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L3
     ANSWER 12 OF 12 USPAT2 on STN 1
       A double level gate layer with an undercut lower gate layer can be
AB
       formed by using the etching rate difference between the upper gate layer
       and the lower gate layer in a polycrystalline Si type TFT LCD that has
       P-channel TFTs and N-channel TFTs. An LDD structure can be easily formed
       by using an upper gate layer as ion implant mask during the N-type ion
       implantation. LDD size is decided by the skew size between the upper
       gate layer and the lower gate layer. Furthermore, a photolithography
       step necessary for masking the ion implantation can be skipped.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AN
       2001:114516 USPAT2
       Method for forming a TFT in a liquid crystal display
TI
       Lee, Joo-Hyung, Seoul, KOREA, REPUBLIC OF
IN
       Hong, Mun-Pyo, Kyunggi-do, KOREA REPUBLIC OF
       Youn, Chan-Joo, Seoul, KOREA, REQUBLIC OF
       Jung, Byung-Hoo, Kyunggi-do, KOREA, REPUBLIC OF
       Hwang, Chang-Won, Kyunggi-do, KORKA, REPUBLIC OF
       Samsung Electronics Co., Ltd, Suwon, KOREA, REPUBLIC OF (non-U.S.
PA
       corporation)
PI
       US 6403406
                          B2
                               20020611
ΑI
       US 2001-793541
                               20010227 (9)
RLI
       Division of Ser. No. US 1999-32303(), filed on 1 Jun 1999, now patented,
       Pat. No. US 6225150
       KR 1998-19760
PRAI
                           19980529
       KR 1998-48365
                         . 19981112
       KR 1998-53796
                           19981208
DT
       Utility
FS
       GRANTED
EXNAM
       Primary Examiner: Nguyen, Viet Q.; Assistant Examiner: Nhu, David
LREP
       McGuireWoods LLP
CLMN
       Number of Claims: 9
ECL
       Exemplary Claim: 1
DRWN
       32 Drawing Figure(s); 18 Drawing Page(s)
LN.CNT 452
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
```

(FILE 'HOME' ENTERED AT 11:42:21 ON 14 JUN 2005)

FILE 'STNGUIDE' ENTERED AT 11:42:24 ON 14 JUN 2005

FILE 'USPATFULL, USPAT2' ENTERED AT 11:42:50 ON 14 JUN 2005

3233 S (PATTERN?) (8A) (AMORPHOUS (W) SILICON)

35 S (LASER (4A) CRYSTALIZ?)

L3 12 S L1 AND L2

=>

L1

L2

Day: Tuesday Date: 6/14/2005

Time: 10:31:32



PALMINIRANET

Inventor Name Search Result

Your Search was:

Last Name = LIN

First Name = CHING-WEI

	D		D / E2 1		
Application#		=			Inventor Name 11
<u>60649617</u>	Not	020			LIN, CHING-WEI
	Issued			STAGE OF DIGITAL TO- ANALOG CONVERTER	
60587660	Not	020	07/12/2004	SHIFT REGISTER	LIN, CHING-WEI
00387000	Issued	020	07/13/2004	SHIFT REGISTER	LIN, CHING-WEI
<u>11061836</u>	Not	030		ANALOG BUFFERS COMPOSED	LIN, CHING-WEI
	Issued			OF THIN FILM TRANSISTORS	
<u>10980781</u>	Not	030			LIN, CHING-WEI
	Issued			PANEL DISPLAY APPARATUS USING THE SAME	
10069242	NI.4	020			LDI CIDIC VEI
<u>10968243</u>	Not Issued	030	10/20/2004	ESD PROTECTION CIRCUIT FOR CHARGE PUMP AND	LIN, CHING-WEI
	155000			ELECTRONIC DEVICE AND	
				SYSTEM USING THE SAME	
10935860	Not	030	09/07/2004	METHOD AND CIRCUIT FOR	LIN, CHING-WEI
	Issued			DRIVING LIQUID CRYSTAL	, , , , , , , , , , , , , , , , , , , ,
				DISPLAY	
10850320	Not	030	05/19/2004	INTEGRATED CHARGE PUMP	LIN, CHING-WEI
	Issued		7 1	DC/DC CONVERSION CIRCUITS	
				USING THIN FILM	
Z107676		000		TRANSISTORS	
10767665	Not	030			LIN, CHING-WEI
	Issued			POLYCRYSTALLINE SILICON LAYER BY LASER	
				CRYSTALLIZATION	
10709980	Not	030	3 - 1 - 2 1	METHOD OF FORMING A THIN	LIN CHING-WEI
	Issued			FILM TRANSISTOR BY	
		J		UTILIZING A LASER	
				CRYSTALLIZATION PROCESS	
10678908	Not	041			LIN, CHING-WEI
	Issued			POLYSILICON AND PROCESS	
				FOR FABRICATING	
				POLYSILICON THIN FILM	
,	ı I	II I		II I	1

				TRANSISTOR	
. A.	09781431	6432758	150	RECRYSTALLIZATION METHOD OF POLYSILICON FILM IN THIN FILM TRANSISTOR	LIN, CHING-WEI

Inventor Search Completed: No Records to Display.

	Last Name	First Name
Search Another: Inventor	Lin	Ching-Wei Search

To go back use Back button on your browser toolbar.

Back to PALM ASSIGNMENT OASIS Home page

Examiner's 1640

SATT CATHING FOR (W) Francistor)

SCHOS FOT ON TOWN Francistory

SCHOS FOT ON HOW WHEN FOR HO

SCHOPS TOT ON NOW WHEN PROSTURE W POLYSTICAN WHING COST TO CONTINUENT FOR NOW (See Silver Or amorphous (see Silver (see Si

Istida Cl.S. Pat No. 6,534, 789 821)

103 Rej Claims 7, 2, 7 & 11

Claims 3-6,8-10 and 12-18.